Free shipping on orders over $95Buy one with 1% offer on sale price
Zoom the image with the mouse
Hierarchical Modeling for VLSI Circuit Testing
ISBN:
9781461288190
List Price:
$109.99
Share:
Special Offers Available
Free shipping on orders over $95Buy one with 1% offer on sale priceBuy New
We can help you leverage the power of books
Customer Service
Connect with a dedicated account manager who is there every step of the way.
Price Match Guarantee
If you see better pricing elsewhere on your desired quantity, we will price match so you can be sure to get the best pricing.
Free Shipping
Enjoy free ground shipping on your order of $95 or more!
Brand New Guarantee
We only sell books that are brand new and protect that with a guarantee.
Customization
From author signatures to marketing inserts, custom packaging to brand stickers, we can help take your book marketing to the next level.
Details
Test generation is one of the most difficult tasks facing the designer of complex VLSI-based digital systems. Much of this difficulty is attributable to the almost universal use in testing of low, gate-level circuit and fault models that predate integrated circuit technology. It is long been recognized that the testing prob lem can be alleviated by the use of higher-level methods in which multigate modules or cells are the primitive components in test generation; however, the development of such methods has proceeded very slowly. To be acceptable, high-level approaches should be applicable to most types of digital circuits, and should provide fault coverage comparable to that of traditional, low-level methods. The fault coverage problem has, perhaps, been the most intractable, due to continued reliance in the testing industry on the single stuck-line (SSL) fault model, which is tightly bound to the gate level of abstraction. This monograph presents a novel approach to solving the foregoing problem. It is based on the systematic use of multibit vectors rather than single bits to represent logic signals, including fault signals. A circuit is viewed as a collection of high-level components such as adders, multiplexers, and registers, interconnected by n-bit buses. To match this high-level circuit model, we introduce a high-level bus fault that, in effect, replaces a large number of SSL faults and allows them to be tested in parallel. However, by reducing the bus size from n to one, we can obtain the traditional gate-level circuit and models.
Product details
Need Books? Bookpal makes it easy
Connect With Us
Customer Reviews
Products related to this item
Related Products