Free shipping on orders over $95Buy one with 1% offer on sale price
Zoom the image with the mouse
Formal Equivalence Checking and Design Debugging
ISBN:
9781461376064
List Price:
$199.99
Share:
Special Offers Available
Free shipping on orders over $95Buy one with 1% offer on sale priceBuy New
We can help you leverage the power of books
Customer Service
Connect with a dedicated account manager who is there every step of the way.
Price Match Guarantee
If you see better pricing elsewhere on your desired quantity, we will price match so you can be sure to get the best pricing.
Free Shipping
Enjoy free ground shipping on your order of $95 or more!
Brand New Guarantee
We only sell books that are brand new and protect that with a guarantee.
Customization
From author signatures to marketing inserts, custom packaging to brand stickers, we can help take your book marketing to the next level.
Details
Formal Equivalence Checking and Design Debugging covers two major topics in design verification: logic equivalence checking and design debugging. The first part of the book reviews the design problems that require logic equivalence checking and describes the underlying technologies that are used to solve them. Some novel approaches to the problems of verifying design revisions after intensive sequential transformations such as retiming are described in detail.
The second part of the book gives a thorough survey of previous and recent literature on design error diagnosis and design error correction. This part also provides an in-depth analysis of the algorithms used in two logic debugging software programs, ErrorTracer and AutoFix, developed by the authors.
From the Foreword:
`With the adoption of the static sign-off approach to verifying circuit implementations the application-specific integrated circuit (ASIC) industry will experience the first radical methodological revolution since the adoption of logic synthesis. Equivalence checking is one of the two critical elements of this methodological revolution. This book is timely for either the designer seeking to better understand the mechanics of equivalence checking or for the CAD researcher who wishes to investigate well-motivated research problems such as equivalence checking of retimed designs or error diagnosis in sequential circuits.'
Kurt Keutzer, University of California, Berkeley
The second part of the book gives a thorough survey of previous and recent literature on design error diagnosis and design error correction. This part also provides an in-depth analysis of the algorithms used in two logic debugging software programs, ErrorTracer and AutoFix, developed by the authors.
From the Foreword:
`With the adoption of the static sign-off approach to verifying circuit implementations the application-specific integrated circuit (ASIC) industry will experience the first radical methodological revolution since the adoption of logic synthesis. Equivalence checking is one of the two critical elements of this methodological revolution. This book is timely for either the designer seeking to better understand the mechanics of equivalence checking or for the CAD researcher who wishes to investigate well-motivated research problems such as equivalence checking of retimed designs or error diagnosis in sequential circuits.'
Kurt Keutzer, University of California, Berkeley
Product details
Need Books? Bookpal makes it easy
Connect With Us
Customer Reviews
Products related to this item
Related Products